## ECEN 202: Final exam

## 2019, Dec $23^{* *}$ WITH SOLUTIONS

## Instructions

- Time allowed: $\mathbf{1 2 0}$ minutes
- Attempt all the questions. There are 45 marks in total.
- Write your answers in this exam paper and hand in all sheets.
- If you think some question is unclear, ask for clarification.
- You may use dictionaries.
- You may write notes and working on this paper, but make sure your answers are clear.


## Questions

1. Microprocessors
2. ADC and DAC

Marks
[30]
[15]

TOTAL: $\square$
$\qquad$

## SPARE PAGE FOR EXTRA ANSWERS

Cross out rough working that you do not want marked.
Specify the question number for work that you do want marked.
$\qquad$

Question 1. Microprocessors
(a) [1 mark] What high-level computer architecture makes use of separate data and program memories?

```
Harvard
```

(b) [1 mark] In a standard 8051, how many clock cycles result in one machine cycle?
$\square$
(c) [2 marks] Given a 40 MHz crystal, find the time (in $\mu \mathrm{s}$ ) required for one machine cycle

$$
1 /(40 / 12)=0.3 \mu \mathrm{~s}
$$

(d) [2 marks] Given a 12 MHz crystal, find the time (in $\mu \mathrm{s}$ ) required for one machine cycle

```
12Mzh/12 = 1 MHz frequency of machine, 1/1MHz = 1 }\mu\textrm{S
```

(e) [1 mark] How many bits is Register A?

```
8-bit (1 byte)
```

(f) [1 mark] What register holds the address of the next instruction to be executed?

```
Program Counter (PC)
```

$\qquad$
(Question 1 continued)
(g) [1 mark] What is 0d16 in hexadecimal?

```
Od16 dec to hex = 0x10 hex
```

(h) [1 mark] On the 8051, what does the NOP instruction do?

Causes no operation that cycle
(i) [1 mark] What instruction is used to add data to the stack?

Push: data is added to the stack
(j) [1 mark] What instruction is used to remove data from the stack?

Pop: the most recently added data is removed from the stack
(k) [1 mark] What addressing mode is used by the following instruction? MOV A, R7

```
Register addressing mode
```

$\qquad$

## (Question 1 continued)

(1) [1 mark] Multiple choice (circle one of 1-4): On the 8051, when MOV A,B is called, which of the following occurs?

1. The contents of $B$ are moved to $A$, with B's contents being cleared after this operation
2. The contents of a A are moved to B, with A's contents being cleared after this operation.
3. The contents of $B$ are moved to $A$, with B's contents being retained after this operation.
4. The contents of a A are moved to B, with A's contents being retained after this operation. 3
(m) [1 mark] Multiple choice (circle one of 1-4): On the 8051, which of the following instructions is directly associated with a subroutine call?
5. LJMP
6. SJMP
7. ACALL
8. INC

ACALL
(n) [3 marks] Briefly describe the role, function, and use of a watchdog timer

```
Role: prevents the system from hanging.
Function: resets the system if the timer is not reset in a timely.
manner.
Use: In a regularly-accessed region of code, the timer is reset in
software. If this reset isn't reached (code is hanging),
the system will reset
```

(o) [2 marks] Briefly describe the advantages of an interrupt-driven approach compared to a blocking/ polling approach.

```
In polling method, the microcontroller is checking continuously
whether the device is ready or not. It makes the CPU busy.
In interrupt, however, the device notifies the CPU that it needs
servicing.
```

$\qquad$

## (Question 1 continued)

(p) [2 marks] The initial contents of Register A are 0b11001100. What are the contents of Register A after the execution of an ORL instruction against A with an operand of 0b00110011?

## Ob11111111

(q) [2 marks] The initial contents of Register A are 0 b 11111111 . What are the contents of Register A after the execution of an ANL instruction against A with an operand of 0b00100000?

0b00100000
(r) [2 marks] The A register has an initial value of 0b00000100

What are the register's contents after executing the following code?

RR A
RR A
ANL A, \#10000011B

```
00000001B
```

$\qquad$

## (Question 1 continued)

(s) [4 marks] Timer mode information and details about the TMOD register are provided. Write code that sets Timer 0 to Mode 1 and Timer 1 to Mode 3. Assume that TMOD holds other values that must not be overwritten.

|  | Mode name |
| :--- | :---: |
| MODE 0 | 13-bit timer mode: 8 bits of THx and 5 bits of TLx |
| MODE 1 | 16-bit timer mode. TLx counts 0-255; on overflow, this adds 1 to THx |
| MODE 2 | 8-bit timer mode. TLx auto-reloads with THx value |
| MODE 3 | "Split timer" mode: THx is one 8-bit timer, and TLx is another |


| TMOD. 7 <br> GATE <br> When 1 , timer only counts when TR1 bit is high and there is an external interrupt at INTO | TMOD. 6 C/T <br> When 0 , Timer1 serves as XTALdriven delay generator (timer); When 1, Timer1 counts external events | TMOD. 5 M1 Timer 1 Mode bit 1 (see figure below for timer mode info.) | TMOD. 4 M0 <br> Timer 1 Mode bit 0 (see figure below for timer mode info.) | TMOD. 3 GATE <br> When 1, timer only counts when TR0 bit is high and there is an external interrupt at INT1 | TMOD. 2 C/T When 0, Timer0 serves as XTALdriven delay generator (timer); When 1, Timer0 counts external events | TMOD. 1 M1 <br> Timer 0 Mode bit 1 (see figure below for timer mode info.) | TMOD. 0 M0 <br> Timer 0 Mode bit 0 (see figure below for timer mode info.) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| Ti | de | t Bit |
| :---: | :---: | :---: |
| M10 | M00 | Operating mode |
| 0 | 0 | Mode 0: 8-bit Timer/Counter (TH0) with 5-bit prescaler (TLO). |
| 0 | 1 | Mode 1: 16-bit Timer/Counter. |
| 1 | 0 | Mode 2: 8-bit auto-reload Timer/Counter (TLO) ${ }^{(2)}$ |
| 1 | 1 | Mode 3: TL0 is an 8-bit Timer/Counter |
| TH0 | an 8-bit | Timer using Timer 1's TR0 and TF0 bits. |

ORL TMOD, \#00110001B
$\qquad$

Question 2. ADC and DAC
(a) [4 marks] Sketch a circuit diagram of a four-bit binary-weighted Digital to Analogue Converter (DAC)
$\qquad$
(b) [2 marks] Briefly describe the major advantage and disadvantage of a flash converter.

```
Major advantage is its conversion speed;
Disadvantage is the number of required circuit components for a
practical resolution.
```

(c) [1 mark] A certain eight-bit successive-approximation converter has 2.55 V full scale. The conversion time for $\mathrm{V}_{A}=1 \mathrm{~V}$ is $80 \mu \mathrm{~s}$. What will be the conversion time for $\mathrm{V}_{A}=1.5 \mathrm{~V}$ ?

```
80 \mus
```

$\qquad$

## (Question 2 continued)

(d) [8 marks] For the following analogue to digital converters cases, calculate both the binary and decimal output code. Show your calculations.
i. [4 marks] An input voltage of 4.261 V into a 8 -bit ADC with a $0-8 \mathrm{~V}$ input range.

```
The number of total possible steps is 2}\mp@subsup{2}{}{8}-1=25
the step size or resolution of A/D is 8 V/255 = 31.4 mV
To what code level (step) does the I/P voltage corresponding:
4.261 V/31.4 mV = 135.7 \approx 136 steps
The analogue I/P voltage will be converted in 8-bit binary by A/D:
1000 1000
The decimal output will be: 136 × 31.4 mV = 4.270 V
```

ii. [4 marks] (ii) An input voltage of 2.295 V into a 10 -bit ADC with a $0-4 \mathrm{~V}$ input range.

```
The number of total possible steps is 2}\mp@subsup{2}{}{10}-1=102
the step size or resolution of A/D is 4 V/1023 = 3.91 mV
To what code level (step) does the I/P voltage corresponding:
2.295 V/3.91 mV = 586.9 \approx 587 steps
The analogue I/P voltage will be converted in 10-bit binary by A/D:
10 0100 1011
The decimal output will be: }587\times3.91\textrm{mV}=2.295\textrm{V
```


## SPARE PAGE FOR EXTRA ANSWERS

Cross out rough working that you do not want marked.
Specify the question number for work that you do want marked.

