#### XMUT 202 Digital Electronics

A/Prof Pawel Dmochowski

School of Engineering and Computer Science Victoria University of Wellington



CAPITAL CITY UNIVERSITY

#### Week 11 Lecture 1

- Combinatorial Logic (cont'd)
  - Review: K-maps
  - Two new gates: XNOR and XOR
  - Parity

#### **Complete K-Map simplification process**

- 1. Construct the K map, place 1s as per the truth table.
- 2. Loop 1s that are not adjacent to any other 1s.
- 3. Loop 1s that are in pairs and can't be looped into quads or octets.
- 4. Loop 1s in octets (8) even if they have already been looped.
- 5. Loop quads (4) that have one or more 1s not already looped.
- 6. Loop any pairs (2) necessary to include 1s not already looped.
- 7. Form the OR sum of terms generated by each loop.

## Simplify the following Boolean expression: $\overline{ABCD} + \overline{ABCD} + \overline{ABCD} + AB\overline{CD} + A\overline{BCD} + A\overline{BCD}$

	ĊD	ĒD	CD	сD
ΑB				
ĀB				
AB				
AB				

- 2. Loop 1s that are not adjacent to any other 1s.
- 3. Loop 1s that are in pairs and cannot be looped into quads or octets.
- 4. Loop 1s in octets (8) even if they have already been looped.
- 5. Loop quads (4) that have one or more 1s not already looped.
- 6. Loop any pairs (2) necessary to *include 1s not already looped.*
- 7. Form the OR sum of terms generated by each loop.

# Simplify the following Boolean expression: $\overline{ABCD} + \overline{ABCD} + \overline{ABCD} + AB\overline{CD} + A\overline{BCD}$

	ĊD	ĒD	CD	сБ
ĀΒ				1
ĀB		1	1	
AB		1	1	
AB			1	

- 2. Loop 1s that are not adjacent to any other 1s.
- 3. Loop 1s that are in pairs *and cannot be looped into quads or octets.*
- 4. Loop 1s in octets (8) *even if they have already been looped.*
- 5. Loop quads (4) that have one or more 1s not already looped.
- 6. Loop any pairs (2) necessary to *include 1s not already looped.*
- 7. Form the OR sum of terms generated by each loop.

# Simplify the following Boolean expression: $\overline{ABCD} + \overline{ABCD} + \overline{ABCD} + AB\overline{CD} + A\overline{BCD}$

	ĊD	ĒD	CD	СD
ΑB				
ĀB		1	1	
AB		1	1	
AB			1	

1. Construct the K map, place 1s as per the truth table.

#### 2. Loop 1s that are not adjacent to any other 1s.

- 3. Loop 1s that are in pairs *and cannot be looped into quads or octets.*
- 4. Loop 1s in octets (8) even if they have already been looped.
- 5. Loop quads (4) that have one or more 1s not already looped.
- 6. Loop any pairs (2) necessary to *include 1s not already looped.*
- 7. Form the OR sum of terms generated by each loop.

# Simplify the following Boolean expression: $\overline{ABCD} + \overline{ABCD} + \overline{ABCD} + AB\overline{CD} + A\overline{BCD}$

	ĊD	ĒD	CD	СD
ĀB				
ĀB		1	1	
AB		1		
AB			1	

- 2. Loop 1s that are not adjacent to any other 1s.
- 3. Loop 1s that are in pairs and cannot be looped into quads or octets.
- 4. Loop 1s in octets (8) even if they have already been looped.
- 5. Loop quads (4) that have one or more 1s not already looped.
- 6. Loop any pairs (2) necessary to *include 1s not already looped.*
- 7. Form the OR sum of terms generated by each loop.

# Simplify the following Boolean expression: $\overline{ABCD} + \overline{ABCD} + \overline{ABCD} + AB\overline{CD} + A\overline{BCD}$

	ĊD	ĒD	CD	СD
ĀB				
ĀB		1	1	
AB		1		
AB				

- 2. Loop 1s that are not adjacent to any other 1s.
- 3. Loop 1s that are in pairs and cannot be looped into quads or octets.
- 4. Loop 1s in octets (8) even if they have already been looped. (none here)
- 5. Loop quads (4) that have one or more 1s not already looped.
- 6. Loop any pairs (2) necessary to *include 1s not already looped.*
- 7. Form the OR sum of terms generated by each loop.

# Simplify the following Boolean expression: $\overline{ABCD} + \overline{ABCD} + \overline{ABCD} + AB\overline{CD} + A\overline{BCD}$

	ĒD	ĒD	CD	СD
ĀB				
ĀB		1	1	
AB		1	1	
AB				

- 2. Loop 1s that are not adjacent to any other 1s.
- 3. Loop 1s that are in pairs *and cannot be looped into quads or octets.*
- 4. Loop 1s in octets (8) *even if they have already been looped.*
- 5. Loop quads (4) that have one or more 1s not already looped.
- 6. Loop any pairs (2) necessary to *include 1s not already looped.*
- 7. Form the OR sum of terms generated by each loop.

# Simplify the following Boolean expression: $\overline{ABCD} + \overline{ABCD} + \overline{ABCD} + AB\overline{CD} + A\overline{BCD}$

	ΖD	ĒD	CD	СD
ĀB				
ĀB		1	1	
AB		1	1	
AB				

- 2. Loop 1s that are not adjacent to any other 1s.
- 3. Loop 1s that are in pairs *and cannot be looped into quads or octets.*
- 4. Loop 1s in octets (8) *even if they have already been looped.*
- 5. Loop quads (4) that have one or more 1s not already looped.
- 6. Loop any pairs (2) necessary to *include 1s not already looped. (none here)*
- 7. Form the OR sum of terms generated by each loop.

# Simplify the following Boolean expression: $\overline{ABCD} + \overline{ABCD} + \overline{ABCD} + AB\overline{CD} + A\overline{BCD}$

	ĊD	ĒD	CD	СD
ĀB				
ĀB		1	1	
AB		1	1	
AB				

BD + ACD + ABCD

- 2. Loop 1s that are not adjacent to any other 1s.
- 3. Loop 1s that are in pairs *and cannot be looped into quads or octets.*
- 4. Loop 1s in octets (8) *even if they have already been looped.*
- 5. Loop quads (4) that have one or more 1s not already looped.
- 6. Loop any pairs (2) necessary to *include 1s not already looped.*
- 7. Form the OR sum of terms generated by each loop.

#### **Don't Care Output Conditions**

Can be changed 0/1 so that the simplest expression can be obtained from the K-map. Typically occurs when we know certain input conditions are impossible.

#### **Don't care Output Conditions**

Can be changed 0/1 so that the simplest expression can be obtained from the K-map. Typically occur when we know certain input conditions are impossible.

	A	B	С	Z
	0	0	0	0
	0	0	1	0
	0	1	0	0
	0	1	1	x
	1	0	0	x∫care"
	1	0	1	1
	1	1	0	1
	1	1	1	1
_				

#### **Don't care Output Conditions**

Can be changed 0/1 so that the simplest expression can be obtained from the K-map. Typically occur when we know certain input conditions are impossible.



#### **Don't care Output Conditions**

Can be changed 0/1 so that the simplest expression can be obtained from the K-map. Typically occur when we know certain input conditions are impossible.



**Example:** Design a logic circuit for a three-storey elevator.

M = Logic signal indicating if the elevator is moving (M = 1) or stationary (M = 0)

F1, F2 and F3 are the floor level signals, normally LO but go HI when a particular floor is reached.

The circuit output (O/P) is the "Door Open" signal, should be normally LO but go HI when the door is to open



М	F1	F2	F3	OPEN
0	0	0	0	Sec. 10
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	05.0051
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	1051003474

M = elevator moving F1 = Floor 1F2 - Floor 2F3 – Floor 3 OPEN – elevator door opening M F1 F2 F3



М	F1	F2	F3	OPEN
0	0	0	0	area/
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	00 <b>2</b> 0
0	1	0	1	
0	1	1	0	
0	1	1	1	STANT &
1	0	0	0	1999
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

- Can only be on one floor at a time (only one floor I/P can be HI) .
- The other floor I/P's are then don't care conditions.
- Use x to indicate the don't care conditions.
- Door can't open when moving!

М	F1	F2	F3	OPEN
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	Х
0	1	0	0	1
0	1	0	1	Х
0	1	1	0	Х
0	1	1	1	Х
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	 Х
1	1	0	0	0
1	1	0	1	Х
1	1	1	0	Х
1	1	1	1	Х

- Can only be on one floor at a time (only one floor I/P can be HI) .
- The other floor I/P's are then don't care conditions.
- Use x to indicate the don't care conditions.
- Door can't open when moving!

М	F1	F2	F3	OPEN
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	Х
0	1	0	0	1
0	1	0	1	Х
0	1	1	0	Х
0	1	1	1	Х
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	 Х
1	1	0	0	0
1	1	0	1	Х
1	1	1	0	Х
1	1	1	1	Х

- Can only be on one floor at a time (only one floor I/P can be HI) .
- The other floor I/P's are then don't care conditions.
- Use x to indicate the don't care conditions.
- Door can't open when moving!

#### $OPEN = \overline{M}\overline{F1}\overline{F2}F3 + \overline{M}F1\overline{F2}\overline{F3} + \overline{M}\overline{F1}F2\overline{F3}$



#### F2F3 F2F3 F2F3 F2F3

M F1	0	1	Х	1
M F1	1	Х	Х	х
M F1	0	Х	х	х
M $\overline{F1}$	0	0	х	0



Test yourself:

Use a K-map to simplify:

# $y = \overline{C}(\overline{A}\overline{B}\overline{D} + D) + A\overline{B}C + \overline{D}$



### $\mathbf{y} = \overline{\mathbf{A}}\overline{\mathbf{B}}\overline{\mathbf{C}}\overline{\mathbf{D}} + \overline{\mathbf{C}}\mathbf{D} + \mathbf{A}\overline{\mathbf{B}}\mathbf{C} + \overline{\mathbf{D}}$



#### Exclusive OR and Exclusive NOR Circuits

- The exclusive OR, abbreviated XOR produces a HIGH output whenever the two inputs are at opposite levels.
- The exclusive NOR, abbreviated XNOR produces a HIGH output whenever the two inputs are at the same level.
- XOR and XNOR outputs are opposite.

FIGURE 4-20 (a) Exclusive-OR circuit and truth table; (b) traditional XOR gate symbol; (c) IEEE/ANSI symbol for XOR gate.



FIGURE 4-21 (a) Exclusive-NOR circuit; (b) traditional symbol for XNOR gate; (c) IEEE/ANSI symbol.



28

#### **Determine the O/P waveform of the circuit below:**

![](_page_28_Figure_1.jpeg)

O/P Hi when I/P at different levels

Design a circuit so that the O/P will only be HI when the combination of two sets of two bit binary numbers are equal.

<b>X</b> 1	<b>X</b> 0	<i>y</i> 1	<b>y</b> 0	z (Output)
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

![](_page_30_Figure_0.jpeg)

# Parity Generator and Checker

- Parity bit: extra bit included with data to make the number of 1's even (for even parity) or odd (for odd parity)
- It is used to detect error in transmission
- Example: if we use an even parity system:
  - Data:  $1 \ 1 \ 1 \ 0$  we add a parity bit 1
  - Data:  $1 \ 1 \ 0 \ 0$  we add parity bit 0
  - Data:  $0 \ 0 \ 0 \ 0$  we add a parity bit 0
- A Parity Checker will return a TRUE error bit if the number of 1's is odd (for even parity) and if the number of 1's is even (for odd parity)

# Parity Generator

#### $AB \oplus AB = \overline{AB} + A\overline{B}$ $\overline{AB \oplus AB} = \overline{AB} + AB$

- How to construct an even parity generator (3 bits input)?
- Truth table:

Α	B	С	Ρ
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$P = \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}\overline{C} + ABC$$
  
=  $\overline{A}(\overline{B}C + B\overline{C}) + A(\overline{B}\overline{C} + BC)$   
=  $\overline{A}(BC \oplus BC) + A(\overline{B}C \oplus B\overline{C})$   
=  $\overline{A}X + A\overline{X}$   
=  $A \oplus B \oplus C$ 

# Parity Generator and Checker

#### Similarly for 4 bits:

![](_page_33_Figure_2.jpeg)

Even Parity:

![](_page_33_Figure_4.jpeg)

# Parity Checker

- Homework exercise:
  - Design an even parity checker (3 data bits) using a truth table
  - Express it using XOR or XNOR gates

Α	B	С	Ρ	Е

# Enable/Disable Circuits

- A circuit is enabled when it allows the passage of an input signal to the output.
- A circuit is disabled when it prevents the passage of an input signal to the output.
- Situations requiring enable/disable circuits occur frequently in digital circuit design.

FIGURE 4-26 Four basic gates can either enable or disable the passage of an input signal, *A*, under control of the logic level at control input *B*.

![](_page_36_Figure_1.jpeg)

#### Week 11 Lecture 1

- K-Map method review
- XNOR and XOR gates
- Parity